mirror of
https://github.com/portapack-mayhem/mayhem-firmware.git
synced 2026-08-19 14:14:04 +00:00
Pezsma
2ad34bbc09
* Refactor GPIO mappings and definitions for improved clarity and functionality - Updated SCU_ARRAY_SIZE definitions in pal_lld.h for PRALINE and non-PRALINE configurations. - Modified pin mappings in gpio.hpp to reflect new hardware configurations, including additional control pins for RF and audio components. - Removed obsolete GPIO definitions from hackrf_gpio.hpp and streamlined the code for better maintainability. - Added new GPIO definitions for mix bypass, amplifier control, and other RF-related functionalities to enhance the system's capabilities. * Refactor GPIO mappings and update SCU_ARRAY_SIZE for LPC43xx platform - Updated SCU_ARRAY_SIZE to 80 for PRALINE configuration and 58 for others. - Added new GPIO mappings for auxiliary power control, antenna bias, and R9 clock enable signals in gpio.hpp. - Removed commented-out PPS output mapping in hackrf_gpio.hpp. - Adjusted GPIO definitions for R9 clock signals to ensure proper functionality. * Refactor RF path initialization and configuration for improved clarity and functionality * Refactor RF path configuration and GPIO mappings for improved clarity and functionality * Potential fix for pull request finding * comment * aux power polarrity * Fix formatting of pin_aux_power_enable declaration
102 lines
3.4 KiB
C++
102 lines
3.4 KiB
C++
/*
|
|
* Copyright (C) 2014 Jared Boone, ShareBrained Technology, Inc.
|
|
*
|
|
* This file is part of PortaPack.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2, or (at your option)
|
|
* any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; see the file COPYING. If not, write to
|
|
* the Free Software Foundation, Inc., 51 Franklin Street,
|
|
* Boston, MA 02110-1301, USA.
|
|
*/
|
|
|
|
#ifndef __HACKRF_GPIO_H__
|
|
#define __HACKRF_GPIO_H__
|
|
|
|
#include "pins.hpp"
|
|
|
|
#include <array>
|
|
|
|
using namespace lpc43xx;
|
|
|
|
namespace hackrf {
|
|
namespace one {
|
|
|
|
/* GPIO */
|
|
|
|
#ifdef PRALINE
|
|
// PRALINE: GPIO2[13] is SPI CS only, FPGA controls ENX/RESETX
|
|
constexpr GPIO gpio_rffc5072_select = gpio[GPIO2_13]; // P5_4: SPI CS (ENX)
|
|
constexpr GPIO gpio_rffc5072_resetx = gpio[GPIO2_14]; // P5_5: LPC43xx controls directly
|
|
#else
|
|
constexpr GPIO gpio_rffc5072_select = gpio[GPIO2_13];
|
|
constexpr GPIO gpio_rffc5072_resetx = gpio[GPIO2_14];
|
|
#endif
|
|
|
|
#ifdef PRALINE
|
|
constexpr GPIO gpio_rffc5072_clock = gpio[GPIO5_18];
|
|
constexpr GPIO gpio_rffc5072_data = gpio[GPIO4_14];
|
|
#else
|
|
constexpr GPIO gpio_rffc5072_clock = gpio[GPIO5_6];
|
|
constexpr GPIO gpio_rffc5072_data = gpio[GPIO3_3];
|
|
#endif
|
|
|
|
#ifdef PRALINE
|
|
constexpr GPIO gpio_max283x_select = gpio[GPIO6_28];
|
|
#else
|
|
constexpr GPIO gpio_max283x_select = gpio[GPIO0_15];
|
|
#endif
|
|
|
|
#ifdef PRALINE
|
|
// PRALINE uses MAX2831 transceiver with different control pins
|
|
constexpr GPIO gpio_max283x_enable = gpio[GPIO7_1]; // MAX2831 ENABLE (PE_1)
|
|
// constexpr GPIO gpio_max2831_enable = gpio[GPIO7_1]; // Alias
|
|
constexpr GPIO gpio_max2831_rx_enable = gpio[GPIO7_2]; // MAX2831 RX_ENABLE (PE_2)
|
|
// constexpr GPIO gpio_max2831_rxhp = gpio[GPIO6_29]; // MAX2831 RXHP (PD_15)
|
|
constexpr GPIO gpio_max2831_ld = gpio[GPIO4_11]; // MAX2831 Lock Detect (P9_6)
|
|
// Legacy aliases for code compatibility
|
|
constexpr GPIO gpio_max2837_rxenable = gpio[GPIO7_2];
|
|
constexpr GPIO gpio_max2837_txenable = gpio[GPIO7_2]; // MAX2831 uses single RX/TX control
|
|
constexpr GPIO gpio_max2839_rxtx = gpio[GPIO7_2];
|
|
#else
|
|
constexpr GPIO gpio_max283x_enable = gpio[GPIO2_6];
|
|
constexpr GPIO gpio_max2837_rxenable = gpio[GPIO2_5];
|
|
constexpr GPIO gpio_max2837_txenable = gpio[GPIO2_4];
|
|
constexpr GPIO gpio_max2839_rxtx = gpio[GPIO2_5];
|
|
#endif
|
|
|
|
#ifdef PRALINE
|
|
constexpr GPIO gpio_max5864_select = gpio[GPIO6_30]; // PD_16: PRALINE MAX5864 CS
|
|
#else
|
|
constexpr GPIO gpio_max5864_select = gpio[GPIO2_7];
|
|
#endif
|
|
|
|
constexpr GPIO gpio_q_invert = gpio[GPIO0_13];
|
|
|
|
#ifdef PRALINE
|
|
/* PRALINE has no HackRF CPLD. These pins are used for RFFC5072 and TX_EN instead.
|
|
* Dummy assignments here allow cpld_update.cpp to compile; the functions
|
|
* that use them are never called on PRALINE. */
|
|
constexpr GPIO gpio_cpld_tdo = gpio[GPIO3_0]; // dummy: reuse TCK pin
|
|
constexpr GPIO gpio_cpld_tms = gpio[GPIO3_1]; // dummy: reuse TDI pin
|
|
#else
|
|
constexpr GPIO gpio_cpld_tdo = gpio[GPIO5_18];
|
|
constexpr GPIO gpio_cpld_tms = gpio[GPIO3_4];
|
|
#endif
|
|
constexpr GPIO gpio_cpld_tck = gpio[GPIO3_0];
|
|
constexpr GPIO gpio_cpld_tdi = gpio[GPIO3_1];
|
|
|
|
} /* namespace one */
|
|
} /* namespace hackrf */
|
|
|
|
#endif /*__HACKRF_GPIO_H__*/
|