Commit Graph

10 Commits

Author SHA1 Message Date
Jared Boone 259348259b Hardware: Schematic for PP H1 revision 20170522. 2017-06-19 16:31:54 -07:00
Jared Boone f4fdc21c20 PCB: Remove series resistors.
Not sure they're of much benefit.
2017-06-19 16:31:54 -07:00
Jared Boone 492a704e91 PCB: Interim revision number/date. 2017-06-19 16:31:54 -07:00
Jared Boone 70d7ecc51b Clean up PCB net labels to match code, CPLD. 2015-08-27 16:54:38 -07:00
Jared Boone 19764ce693 Swap function of P2_8, P2_4 in schematic, firmware, CPLD.
gpio_unused: P2_4 -> P2_8
gpio_lcd_rd: P2_8 -> P2_4
P2_8 is a very long line, shared with DFU button.
Revise schematic to match CPLD signal names.
2015-08-27 16:54:38 -07:00
Jared Boone b6e25692dc Label 1V8 regulator bypass/adjust capacitor as DNI.
Was already DNI in assembly BOM. TCR2EF shows that pin as NC.
2015-08-27 16:54:38 -07:00
Jared Boone 1ca4f45d9e Change VBAT capacitor to DNI.
HackRF One has 100nF capacitor on VBAT. Having 10uF capacitor on PortaPack VBAT may slowly drain the coin cell when in storage, and add a bit of leakage current when installed.
2015-08-27 16:54:38 -07:00
Jared Boone 84ffaaef33 Back-annotate CVPCB data into schematic.
Remove CVPCB .cmp file, since it's a deprecated by the KiCad project.
2015-08-27 16:54:37 -07:00
Jared Boone bf4521bf35 Update schematic issue/copyright date.
KiCad also made some automatic tweaks for latest build (bzr 6109).
2015-08-27 16:54:37 -07:00
Jared Boone 604389f8cd Initial release of schematic, PCB, CPLD code. 2015-07-16 09:54:15 -07:00