portapack-mayhem/mayhem-firmware
1
0
Fork 0
mirror of https://github.com/portapack-mayhem/mayhem-firmware.git synced 2026-08-20 14:39:01 +00:00
Code Issues Packages Projects Releases 10 Wiki Activity

add external clock detect method (#3180)

Browse Source
This commit is contained in:
qwer123
2026-05-21 04:40:39 +08:00
committed by GitHub
parent 314e910cbc
commit 865bdee9b3
1 changed files with 44 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
firmware/application/clock_manager.cpp
+44 -14
View File
@@ -424,17 +424,34 @@ using namespace hackrf::one;
void ClockManager::init_clock_generator() { void ClockManager::init_clock_generator() {
#ifdef PRALINE #ifdef PRALINE
// PRALINE: Configure clock input mux GPIO // thoese PIN can review platform_scu file
// GPIO0_15 (clkin_ctrl) selects GP_CLKIN source: // have many conflict and modify for clock init
// 0 = P1 connector (external) // P2_10 -> GPIO0[14] P1_CTRL0
// 1 = P22 (internal Si5351 CLK2) LPC_SCU->SFSP[2][10] = 0xF0;
constexpr GPIO gpio_clkin_ctrl = gpio[GPIO0_15]; // P6_8 -> GPIO5[16] P1_CTRL1
gpio_clkin_ctrl.output(); LPC_SCU->SFSP[6][8] = 0xF4;
gpio_clkin_ctrl.write(1); // CLKIN_SIGNAL_P22 = 1 = internal Si5351 CLK2 // P6_9 -> GPIO3[5] P1_CTRL2
LPC_SCU->SFSP[6][9] = 0xF0;
// P1_20 -> GPIO0[15] CLKIN_CTRL
LPC_SCU->SFSP[1][20] = 0xF0;
constexpr GPIO gpio_p1_ctrl0 = gpio[GPIO0_14];
constexpr GPIO gpio_p1_ctrl1 = gpio[GPIO5_16];
constexpr GPIO gpio_p1_ctrl2 = gpio[GPIO3_5];
constexpr GPIO gpio_clkin_ctrl = gpio[GPIO0_15];
gpio_p1_ctrl0.output();
gpio_p1_ctrl1.output();
gpio_p1_ctrl2.output();
gpio_clkin_ctrl.output();
// P1 control = 100 and choose P22 clock external clock on portapack
gpio_p1_ctrl0.write(0);
gpio_p1_ctrl1.write(0);
gpio_p1_ctrl2.write(1);
gpio_clkin_ctrl.write(1);
chThdSleepMilliseconds(20);
// Also enable MCU clock gate (GPIO0_8)
gpio_r9_mcu_clk_en.output();
gpio_r9_mcu_clk_en.write(1);
#else #else
// HackRF One r9: GPIO0_8 (mcu_clk_en) gates Si5351 CLK2/CLK7 to GP_CLKIN // HackRF One r9: GPIO0_8 (mcu_clk_en) gates Si5351 CLK2/CLK7 to GP_CLKIN
if (hackrf_r9) { if (hackrf_r9) {
@@ -458,10 +475,23 @@ void ClockManager::init_clock_generator() {
* 4. Reset PLLs * 4. Reset PLLs
* 5. Enable outputs * 5. Enable outputs
*/ */
clock_generator.set_pll_input_sources(si5351a_pll_input_sources); // change there detect method same as hackrf one
// PLLA -> XTAL，PLLB -> CLKIN
/* Skip MCU CLKIN setup and reference detection for PRALINE - not applicable */ clock_generator.set_pll_input_sources(si5351c_pll_input_sources);
reference = Reference{ReferenceSource::Xtal, 0}; // PLLA // although the name a and the branch define CLK2 MCU CLOCK
// only use CLK2
auto si5351_clock_control_common = si5351a_clock_control_common;
constexpr size_t clock_generator_output_pro_mcu_clkin = 2;
// clk_src define CLKIN
clock_generator.set_clock_control(
clock_generator_output_pro_mcu_clkin,
si5351_clock_control_common[clock_generator_output_pro_mcu_clkin]
.clk_src(ClockControl::ClockSource::CLKIN)
.clk_pdn(ClockControl::ClockPowerDown::Power_On));
clock_generator.enable_output(clock_generator_output_pro_mcu_clkin);
chThdSleepMilliseconds(20);
// should be extern icon and 10MHz
reference = choose_reference();
/* Clock control will be set AFTER multisynth configuration - see below */ /* Clock control will be set AFTER multisynth configuration - see below */
#else #else