portapack-mayhem/mayhem-firmware
1
0
Fork 0
mirror of https://github.com/portapack-mayhem/mayhem-firmware.git synced 2026-08-21 06:59:02 +00:00
Code Issues Packages Projects Releases 10 Wiki Activity

Next praline clean up (#3077)

Browse Source 
* Cleaned up #ifndef PRALINE and updated logic to being with #ifdef PRALINE entries where possible to make logic flow for PRALINE code execution pipeline clearer. Cleaned up compiletime warnings for PRALINE related codebase updates.

* Addressed comments provided by copilot during PR review. Combed through frequency definitions for consistency between PLL A and PLL B register definitions for CLKs 0-7. Ensured CLK3/LK6 <- SMA PORTs and CLK7 <- not utiliized are disabled during core development phase to support root cause analysis of any spectral artifacts. Updated MCU frequency to 40MHz to ensure audio harmonics are outside FM radio band range (< 80 MHz, >120MHz) and added comments clarifying choice of 40 over 10 MHz for potential future root cause analysis in other bands where audio may be expected as needed. Added CLK6 and CLK7 to Clocks Status View Debug display. Moved CLK defintions and PLL instantiations for components that are most RF sensitive to PLL A. Left others in PLL B. That is move FPGA CLK1 to PLL B, while moving CLK2, CLK4, and CLK5 to PLL A.

* Cleaned up PLL A and B XTAL reference checks relative to 800 MHz.
This commit is contained in:
stafur
2026-03-07 19:39:53 -05:00
committed by GitHub
parent 561143cfb0
commit 52239d320a
10 changed files with 277 additions and 129 deletions
Download Patch File Download Diff File Expand all files Collapse all files
firmware/application/apps/ui_debug.hpp
+17 -1
View File
@@ -1339,7 +1339,7 @@ class PralineClockDebugView : public View {
Text t2_ph{{160, 120, 48, 16}, "-"};
Text t2_st{{208, 120, 32, 16}, "-"};
// C3: SG_CLK (Switching Regulator/Logic Sync)
// C3: SG_CLK PORT 1 (Switching Regulator/Logic Sync)
Text t3_id{{0, 136, 24, 16}, "C3:"};
Text t3_ma{{32, 136, 24, 16}, "-"};
Text t3_mode{{64, 136, 48, 16}, "-"};
@@ -1363,6 +1363,22 @@ class PralineClockDebugView : public View {
Text t5_ph{{160, 168, 48, 16}, "-"};
Text t5_st{{208, 168, 32, 16}, "-"};
// C6: SG_CLK PORT 2 (Switching Regulator/Logic Sync)
Text t6_id{{0, 184, 24, 16}, "C6:"};
Text t6_ma{{32, 184, 24, 16}, "-"};
Text t6_mode{{64, 184, 48, 16}, "-"};
Text t6_src{{112, 184, 32, 16}, "-"};
Text t6_ph{{160, 184, 48, 16}, "-"};
Text t6_st{{208, 184, 32, 16}, "-"};
// C7: UNUSED_CLK (Internal Expansion)
Text t7_id{{0, 200, 24, 16}, "C7:"};
Text t7_ma{{32, 200, 24, 16}, "-"};
Text t7_mode{{64, 200, 48, 16}, "-"};
Text t7_src{{112, 200, 32, 16}, "-"};
Text t7_ph{{160, 200, 48, 16}, "-"};
Text t7_st{{208, 200, 32, 16}, "-"};
Button button_refresh{{8, 260, 100, 24}, "Refresh"};
Button button_done{{132, 260, 100, 24}, "Done"};
};